收藏本站
Chapter 2: Important ISE Design Suite 13 Release Information
Pin Planning Changes
The following subsections describe the PlanAhead 13 changes to the Pin Planning features.
?
?
?
?
Package View Legend and Spreadsheet Manipulation
A new legend to the Device and Package view allows you to view or hide specific
layers and objects, and provides a legend for layer colors and pin shapes.
The spreadsheet-like Package Pins view can be edited, sorted, flattened, and filtered
for better visibility on multifunction pins.
Alternate Part Definition
PlanAhead release 13 has the ability to define alternative parts to a design (for Virtex-
5, Virtex-6, and Spartan-6 devices only). Some restrictions apply to Spartan-6 LX25 and
LX25T devices, which is detailed in Answer Record: AR34885.
New Pin Assignment and Banking Rules
The new pin assignment and banking rules are documented in “Appendix B, DRCs,”
of the PlanAhead User Guide (UG632), and include VCCaux reporting for Virtex-6 and
newer devices.
Write IOSTANDARDs to Exported UCF
PlanAhead now has the option to write out all IOSTANDARD constraints to an
exported UCF file with the File > Export > Export I/O Ports command.
Netlist View Additions and Modifications
The following subsections describe other additions and modifications to the PlanAhead
Netlist view.
?
?
Folders for Component Switching Limits
There are new folders in the timing results view imported from TRCE that better
organize the component pin switching limit violations with setup and hold violations.
The worst violation is sorted and displayed first within a constraint.
Enhanced Slack Histogram Report
PlanAhead release 13 contains an improved slack histogram feature which creates a
graphical bar chart corresponding to collections of paths within ranges from most
negative to most positive.
Device View Enhancements
PlanAhead Release 13 contains the following enhancements.
?
?
?
Device Resource Details
The device view in PlanAhead has been enhanced to provide more detail for device
resources such as pins on slices and BEL-level pins for Virtex?-6/7 devices, and the
Timing Path provides annotation on pins upon full placement.
Multiple Instance Drag and Drop
PlanAhead now allows moving multiple instances in the device view at the same time.
Schematic View Enhancements
PlanAhead supports tracing logic between two selected objects in the schematic view.
24
www.xilinx.com
ISE Design Suite 13: Release Notes Guide
UG631 (v 13.1)
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
EF-EDK-FL SOFTWARE EDK EMBED FLOAT
EF-ISE-DSP-FL SOFTWARE ISE DSP EDITION
EF-ISE-SYSTEM-FL ISE DESIGN SYST FLOATING LICENSE
EF-VIVADO-HLS-FL VIVADO HLS, FLOATING LICENSE
EFM32-GXXX-PTB BOARD PROTOTYPING FOR EFM32
EFS315 FUSE INDUST 315A 415V BS IEC
EHBNCSCB CONN EH BNC T/H SOLDER CUP BLK
EHE004 BOARD ENERGY HARVESTING
相关代理商/技术参数
EF-DSP-PC-NL 功能描述:SOFTWARE SYS GEN FOR DSP RoHS:是 类别:编程器，开发系统 >> 软件 系列:ISE® 设计套件 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
EFDSS645B25A 制造商:Panasonic Industrial Company 功能描述:DELAY LINE
EFDST645B15B 制造商:Panasonic Industrial Company 功能描述:DELAY LINE
EFE01A 制造商:未知厂家 制造商全称:未知厂家 功能描述:THYRISTOR MODULE|BRIDGE|HALF-CNTLD|CC|200V V(RRM)
EFE01A-F 制造商:未知厂家 制造商全称:未知厂家 功能描述:THYRISTOR MODULE|BRIDGE|HALF-CNTLD|CC|200V V(RRM)
EFE01A-S 制造商:未知厂家 制造商全称:未知厂家 功能描述:THYRISTOR MODULE|BRIDGE|HALF-CNTLD|CC|200V V(RRM)
EFE01A-SE 制造商:未知厂家 制造商全称:未知厂家 功能描述:THYRISTOR MODULE|BRIDGE|HALF-CNTLD|CC|200V V(RRM)
EFE01B 制造商:CRYDOM 制造商全称:Crydom Inc., 功能描述:Power Modules